AMD Embedded Development Framework (EDF)

AMD Embedded Development Framework (EDF)

This page and its sub pages describe the AMD Embedded Development Framework and its use to develop embedded software stacks for AMD Adaptive SoC and FPGA products.

Table of Contents

Introduction to the AMD Embedded Development Framework

The AMD Embedded Development Framework (EDF) is a common framework to support platform level development and embedded software solutions for AMD adaptive SoC and FPGA products, as well as their evaluation boards.

The framework embraces open-source development and currently includes the following: 

  • Support for AMD Vivado™ Design Suite and Vitis™ software platform-based flows

  • Pre-built embedded software stacks (disk images) and pre-configured BSPs to accelerate platform exploration and product development on AMD adaptive SoC and FPGA products and their evaluation boards

    • Get evaluation boards up and running easily and quickly using pre-built images

    • A rich Linux Kernel and RootFS configuration  - Minimizing the need to re-build

    • Multi-stage boot architecture with deferred Programable Logic load,  utilizing Segmented Configuration where available - Minimizing the need to re-build and supporting on-target development

    • Supports Vitis software platform based flows via the pre-built images

  • Open-source tools for embedded software development including a Yocto Project™ based build environment

  • Linux OS and RTOS based embedded software stacks 

  • A common starting point for example and reference designs

  • A curated and common evaluation board experience with recommended flows and configurations

 

Pre-built images, source code and configurations are provided for demonstration purposes only and might not be suitable outside of a development environment, particularly for production purposes.

Prior to production deployment of any software based system, it is recommended that all relevant security updates are applied, and a mechanism for in-field updates is made available throughout the lifetime of the relevant product.

Pre-built disk images and Board Support Packages (BSP) - All you need to build a running system

AMD EDF disk images are created from Board Support Packages (BSP) and are based on a common specification outlined in this documentation. The BSP contains everything needed to build a running image for a board. They can be used to re-build or extend the pre-built images for AMD evaluation boards, or as a starting point for enabling a custom board (chip down design).

BSPs contain:

  • The hardware design - AMD Vivado Design Suite project

    • Built from a Vivado Configurable Example Design - Can be extended

    • Delivered as a Tcl script, and pre-built artifacts (used by Yocto Project™ to re-build pre-built disk images)

  • The embedded software configuration - Yocto Project™ based

AMD EDF Linux® BSP and pre-built disk images

image-20250414-172803.png

Supports boot to AMD EDF Linux® OS on the target evaluation board

  • AMD Vivado™ Design Suite project - Downloadable as a Tcl file

  • Pre-built Vivado artifacts - Downloadable, and used by Yocto Project build

  • EDF Linux BSP disk image and EDF Boot Firmware* – (New devices and families)

    • EDF Boot Firmware: Image selector with recovery (OSPI) and Linux utilities*

    • Arm System Ready compatible boot flow with UEFI

    • Rich Linux:  utilities, libraries, compilers

    • FPGA Manager / DFX Manager Linux utilities for PL firmware management and load

    • AMD Vitis™ software platform support: Run your Vitis accelerator on the pre-built image

    • Access to software and hardware reference designs via package feed: download and run

    • PL payload - BSP base platform: RAM, DMA, GPIO etc.

See the relevant sections of this document for more details on architecture and specifications.

*Evaluation boards supported for Multistage Boot (see table AMD Embedded Development Framework (EDF) | Device and Evaluation board support table )

Persona based development flows

AMD EDF takes a unified and open-source approach with pathways to production with relevant additional work by end users or third party vendors, enabled by an industry standard tools flow.

A curated Evaluation Board experience has been created to support rapid platform exploration and easier development paths, but with support for all device features and boot flows to support custom development.

The experience and development flows are based on common specifications and the following stages or user personas:

image-20250408-114848.png

The development flow pages (high level information) and the getting started pages (walk-through style tutorials) are split into the personas above.

Key components and features of the framework

 

SOC_BootFlow_highlevel_update_PDI_mulit.png

System memory map specification - AMD EDF - Common Specifications

Common Linux Kernel Configurations and Root FS - AMD EDF - Common Specifications

Next steps

The following sub sections provide walk through tutorials, and more details on the flows, architecture and and specification.

We recommend starting with the Development flow pages to get an overview, and then moving to the Getting Started pages which will walk you through booting a pre-built image on your board.

Device and Evaluation board support table 

All AMD adaptive SoC and FPGA products are supported by EDF

Packaged BSP for AMD evaluation boards

AMD Evaluation Board

EDF Linux® BSP

Default Boot flow

AMD Evaluation Board

EDF Linux® BSP

Default Boot flow

VEK385

Supported

Multistage boot with deferred PL Load

ZCU104

Supported

Single Stage Boot from SDCARD with Deferred PL load

ZCU111

Supported

Single Stage Boot from SDCARD with Deferred PL load

 

Child Pages

Trademarks

Yocto Project and all related marks and logos are trademarks of The Linux Foundation. This website is not, in any way, endorsed by the Yocto Project or The Linux Foundation.

Linux® is the registered trademark of Linus Torvalds in the U.S. and other countries.

 

© Copyright 2019 - 2022 Xilinx Inc. Privacy Policy